Baya- AI Enabled SoC Intgration Platform, IP-XACT 1685, UPF, Verilog and VHDL Parsers, Translators & Converters, Datamodel and Re-Writers
Baya - Auto Integration of SoC Components with IP-XACT & Tcl API
Flattens the specified verilog module by removing the hierarchies. It works both for RTL and netlist.
Generates verilog testbench for a given module along with random testvectors ...
Generates VHDL testbench for a given entity along with random testvectors ...
Parses Veriog RTL and populates its object model which comes with a rich set of APIs to access design information.
Parses Veriog Netlist and populates its object model which comes with a rich set of APIs to access design information.
Parses synthesizable subset of VHDL and populates its object model which comes with a rich set of APIs to access design information.
Reads Verilog and VHDL files and prints out the sorted file list by analyzing dependencies. Supports VHDL configurations and mixed HDL
Verilog Preprocessor to resolve macros like nested `ifdef , `define
Verilog Hierarchy Creation Tool to group a list of instances in RTL or enlist. This creates a new wrapper by encapsulating the instance
Verilog Hierarchy Removal Tool to ungroup all the instances in a given module
Removes continuous assignment statements in a given netlist
Utility to find instances or nets matching with the given regular expression as their names
Utility to race the clock and reset trees in a given netlist or structural design
VHDL to SystemC translator which first converts the VHDL into Verilog and then converts the internal Verilog into SystemC
Tool to generate Verilog wrapper by instantiating the specified module- flattens/splits multidimensional ports and SV interfaces while instantiating original module.
Tool to generate VHDL wrapper by instantiating the specified entity- flattens/splits multidimensional array and record type ports
Tool to compare the interfaces ( ports, parameters, SV interfaces ) between two versions of a Verilog module or two similar modules.
Tool to compare the interfaces ( ports, generics ) between two versions of a VHDL entity or two similar entities.
DesignProfiler - Tool to profile an IP or a subsystem. It stores IP/S-S metadata like top module name, clock, reset, input/output delay, false path, multi cycle path, scan clock, scan enable, scan style, power management techniques, power number, area number, technology node, smart debug, ignores-issue-list, generate templatized RTL based upon configuration ...
Flattens the given list of hierarchical instances- this removes hierarchy by pulling the contents in the higher level
Library to parse VCD file and populate datamodel and APIs to access the information and print it back