Baya- AI Enabled SoC Intgration Platform, IP-XACT 1685, UPF, Verilog and VHDL Parsers, Translators & Converters, Datamodel and Re-Writers
Baya - Auto Integration of SoC Components with IP-XACT & Tcl API
If you have any question concerning bug fixes, new features and enhancements, please don't hesitate to contact. You will get the best solutions at the earliest.
This parser has been developed for those who wants to develop his/her own tool around verilog netlist. Some possible tools could be like (a) Hierarchical net, port, pin, instance extraction/modification (b) Modify a given netlist as per requirement and then dump it back (c) Create Tcl command for tools e.g PrimeTime, PrimePower etc which takes netlist as input and (d) Some automation to QC netlist . This parser has been developed in Java in order to make it platform independent. There are APIs to elaborate the design along with expression evaluation capabilities. This tool has been bundled as an executable JAR file along with a sample application which reads a netilst, elaborates it and dumps it back. Please refer to the document for the details of the available APIs. Feel free to contact firstname.lastname@example.org for any assistance.